

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/699,791	11/04/2003	Cheol-Soo Jung	6192.0128.C3 4021			
7590 12/27/2005			EXAMINER			
McGuireWo ds LLP			ABRAHAM, FETSUM			
Suite 1800 1750 Tysons B	Soulevard	ART UNIT	PAPER NUMBER			
McLean, VA 22102			2826			
			DATE MAILED: 12/27/2005			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Ap	Application No.		Applicant(s)	
		10)/699,791		JUNG ET AL.	
Office	Action Summary	Ex	aminer		Art Unit	T ()
			tsum Abraham		2826	
The MAIL Period for Reply	ING DATE of this commu	nication appears	on the cover sh	eet with the co	orrespondence	address
A SHORTENED WHICHEVER IS - Extensions of time n after SIX (6) MONTH - If NO period for repl - Failure to reply with Any reply received b	STATUTORY PERIOD IN A	MAILING DATE s of 37 CFR 1.136(a). munication. tatutory period will ap y will, by statute, caus	OF THIS COMN In no event, however, oly and will expire SIX (e the application to bec	MUNICATION may a reply be time (6) MONTHS from toome ABANDONED	ely filed he mailing date of this) (35 U.S.C. § 133).	
Status						
2a) ☐ This action 3) ☐ Since this	ve to communication(s) file is FINAL. application is in condition accordance with the pract	2b)⊠ This acti for allowance	on is non-final. except for forma	•		he merits is
Disposition of Clai	ms		•			
4a) Of the 5)	above claim(s) is/a above claim(s) is/a is/are allowed. Il is/are rejected is/are objected to are subject to restri	are withdrawn fr	om consideratio		,	
Application Papers						
10) The drawin Applicant m Replaceme	cation is objected to by the g(s) filed on is/are hay not request that any object that any objected to declaration is objected to	: a) ☐ accepte ection to the draw g the correction is	ing(s) be held in a required if the dra	abeyance. See awing(s) is obje	37 CFR 1.85(a).	CFR 1.121(d).
Priority under 35 U	.S.C. § 119					
a)	gment is made of a claim Some * c) None of: ified copies of the priority ified copies of the priority ies of the certified copies ication from the Internation ched detailed Office action	documents had documents had of the priority donal Bureau (PC	ve been received ve been received ocuments have CT Rule 17.2(a))	d. d in Application been received.	on No d in this Nationa	al Stage
	son's Patent Drawing Review (Fure Statement(s) (PTO-1449 or		Pape			TO-152)

Application/Control Number: 10/699,791

Art Unit: 2826

DETAILED ACTION

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 21-24,31 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim (6,262,784).

Kim discloses apportion of an active matrix LCD display structure in the front page comprising a TFT usable in a display panel, the display having a first line (150), a second line (130) intersecting the first line, a pixel region defined by the intersection of the lines, a pixel electrode formed in the pixel region as always is in such pixels/arrays, and a blocking layer (9) connected to the second line (130a), the blocking line (9) in perpendicular relationship with two parallel gate or second lines (130a).

Clearly, gate lines conventionally lie across TFT switches of a row that define the word of a given display arrangement covering an area defined by the number of pixels representing a "WORD" in a given array. That means that the

Art Unit: 2826

gate lines (130a) extend through multiple pixels serving the scan line for the switches defined in the making of a "WORD", usually more than three or four switches. Therefore, at least two blocking layers (9) across two parallel gate lines (130a) form a ladder shaped pattern in the array together with the gate lines (130a).

The prior art discloses all subject matter claimed but may not have formed said "conductive pattern" having a ladder shaped structure independent of the gate/second lines (130a). However, the pattern as broadly defined in the claim language could have been obviously interpreted by one of ordinary skill in the art to include a structure that includes the gate/second line because the pattern is claimed to be in contact with the gate line and together with the line, form a ladder like pattern at least within an area covered by two pixels.

As for the conductive nature of the blocking line (9), the specification says the following:

Brief Summary Text (21):

According to one embodiment of the present invention, a liquid crystal display device comprises a transparent substrate having a face thereon, and first and second display cells on the substrate. The first display cell contains a first pixel electrode and has a control input (e.g., gate electrode of a TFT) electrically coupled to a first gate line. The second display cell contains a second pixel electrode and a

control input electrically coupled to a second gate line. A first light <u>blocking</u> line is also provided on the substrate. The first light <u>blocking</u> line is preferably <u>electrically</u> <u>coupled</u> to the first gate line by patterning the first gate line and the first light <u>blocking</u> line using the same level of metallization. A first data line is also provided on the substrate. According to a preferred aspect of the present invention, the first data line overlaps the first and second pixel electrodes by not the first light <u>blocking</u> line. The first data line is also preferably formed at a higher level of metallization relative to the first light <u>blocking</u> line so that, among other things, parasitic capacitive coupling between the first data line and the first and second pixel electrodes can be maintained at a relatively low level.

As for claim 22, the patent discloses a storage wire/line (130b) in the structure and that structure is also part of the ladder shape lines.

As for claim 23, figure 9 shows a passivation layer (160) between the first line (150) and the second line (130a).

As for claim 24, a common electrode is a mandatory element in any pixel matrix since that is the reference element for any potential applied to any part of such matrices. In most cases, the electrode is positioned attached to the lower portion of the upper LCD substrate. Therefore, although the prior art may/could have been silent about "common electrode" or "common line", the element is

Application/Control Number: 10/699,791

Art Unit: 2826

inherent to all LCD devices without which such devices are rendered non-functional with out voltage reference to all types of voltage applications in such structures.

Page 5

As for claim 31, using the same material to make different conducting lines in a given structure is not a unique practice since it has been done for a long time in the art. Therefore, it would have been obvious to one skilled in the art to make the claimed lines from the same conducting material since the practice minimizes processing time steps and eliminates contamination thereby producing a better contamination free devices in shorter times and steps. Besides, The specification contains no disclosure of either the critical nature of the claimed arrangement or any unexpected results arising therefrom. Where patentability is said to be based upon particular chosen dimensions or upon another variable recited in a claim, the applicant must show that the chosen dimensions are critical. In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Fetsum Abraham whose telephone number is: 571-272-1911. The examiner can normally be reached on 8:00 - 18:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on 571-272-1915.

etsum Abraham//12/5/05